Applying ROBDDs for Logical Circuit Delay Testing


如何引用文章

全文:

开放存取 开放存取
受限制的访问 ##reader.subscriptionAccessGranted##
受限制的访问 订阅存取

详细

Increasing frequency of functioning and decreasing transistor sizes in high performance logical circuits may result in illegal capacities, inductivities, resistances, and so on that generate decreasing estimated circuit frequency. These defects cannot be detected by physical methods. The main way of solving the problem is based on delay testing of logical circuits within the path delay fault (PDF) model. In this paper, facilities of enhancing PDF test sequence quality based on application of Reduced Ordered Binary Decision Diagrams (ROBDDs) that compactly represent all test pairs of neighbor test patterns for the circuit path are studied. Test patterns (Boolean vectors) are neighbor if they differ by only one component. It is established that using of these ROBDDs cut the lengths of test sequences by more than 1/3 in comparison with traditional scan test sequences simultaneously enhancing test sequence quality. In particular, we derive test sequences for robust testable PDFs of sequential circuits decreasing their power consumption and peak power values.

作者简介

A. Matrosova

National Research Tomsk State University

编辑信件的主要联系方式.
Email: mau11@yandex.ru
俄罗斯联邦, Tomsk

V. Andreeva

National Research Tomsk State University

Email: mau11@yandex.ru
俄罗斯联邦, Tomsk

V. Tychinskiy

National Research Tomsk State University

Email: mau11@yandex.ru
俄罗斯联邦, Tomsk

G. Goshin

Tomsk State University of Control Systems and Radioelectronics

Email: mau11@yandex.ru
俄罗斯联邦, Tomsk

补充文件

附件文件
动作
1. JATS XML

版权所有 © Springer Science+Business Media, LLC, part of Springer Nature, 2019