Applying ROBDDs for Logical Circuit Delay Testing


Дәйексөз келтіру

Толық мәтін

Ашық рұқсат Ашық рұқсат
Рұқсат жабық Рұқсат берілді
Рұқсат жабық Тек жазылушылар үшін

Аннотация

Increasing frequency of functioning and decreasing transistor sizes in high performance logical circuits may result in illegal capacities, inductivities, resistances, and so on that generate decreasing estimated circuit frequency. These defects cannot be detected by physical methods. The main way of solving the problem is based on delay testing of logical circuits within the path delay fault (PDF) model. In this paper, facilities of enhancing PDF test sequence quality based on application of Reduced Ordered Binary Decision Diagrams (ROBDDs) that compactly represent all test pairs of neighbor test patterns for the circuit path are studied. Test patterns (Boolean vectors) are neighbor if they differ by only one component. It is established that using of these ROBDDs cut the lengths of test sequences by more than 1/3 in comparison with traditional scan test sequences simultaneously enhancing test sequence quality. In particular, we derive test sequences for robust testable PDFs of sequential circuits decreasing their power consumption and peak power values.

Авторлар туралы

A. Matrosova

National Research Tomsk State University

Хат алмасуға жауапты Автор.
Email: mau11@yandex.ru
Ресей, Tomsk

V. Andreeva

National Research Tomsk State University

Email: mau11@yandex.ru
Ресей, Tomsk

V. Tychinskiy

National Research Tomsk State University

Email: mau11@yandex.ru
Ресей, Tomsk

G. Goshin

Tomsk State University of Control Systems and Radioelectronics

Email: mau11@yandex.ru
Ресей, Tomsk

Қосымша файлдар

Қосымша файлдар
Әрекет
1. JATS XML

© Springer Science+Business Media, LLC, part of Springer Nature, 2019