Email this article Comparative Analysis of Double Gate Junction Less (DG JL) and Gate Stacked Double Gate Junction Less (GS DG JL) MOSFETs
- Authors: Shrey Arvind Singh 1, Shweta Tripathi 1
-
Affiliations:
- Motilal Nehru National Institute of Technology
- Issue: Vol 53, No 13 (2019)
- Pages: 1804-1810
- Section: Physics of Semiconductor Devices
- URL: https://bakhtiniada.ru/1063-7826/article/view/207465
- DOI: https://doi.org/10.1134/S1063782619130190
- ID: 207465
Cite item
Open Access
Access granted
Subscription Access
Abstract
The quest for downscaling of devices has led to novel configurations with better performance parameters of which Junction Less (JL) MOSFET is an important configuration regarding its applicability. The JL MOSFETs have been analyzed for the physics behind its operation but a comparative study with the practically available devices is important from the point of view of further studies under the topic of JL MOSFETs. Further, the analytical modelling of GS DG JL MOSFETs is an analysis of crucial importance which has been discussed here.
Keywords
About the authors
Shrey Arvind Singh
Motilal Nehru National Institute of Technology
Email: shtri@mnnit.ac.in
India, Allahabad, Prayagraj, 211004
Shweta Tripathi
Motilal Nehru National Institute of Technology
Author for correspondence.
Email: shtri@mnnit.ac.in
India, Allahabad, Prayagraj, 211004
Supplementary files
